Regviz

Espressif Systems /ESP32 /RTC_I2C /INT_RAW

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_RAW

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/RTC_I2C/INT_RAW#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SLAVE_TRANS_COMPLETE_INT_RAW)SLAVE_TRANS_COMPLETE_INT_RAW 0 (ARBITRATION_LOST_INT_RAW)ARBITRATION_LOST_INT_RAW 0 (MASTER_TRANS_COMPLETE_INT_RAW)MASTER_TRANS_COMPLETE_INT_RAW 0 (TRANS_COMPLETE_INT_RAW)TRANS_COMPLETE_INT_RAW 0 (TIME_OUT_INT_RAW)TIME_OUT_INT_RAW

Fields

SLAVE_TRANS_COMPLETE_INT_RAW

Slave accepted 1 byte and address matched
ARBITRATION_LOST_INT_RAW

Master lost arbitration
MASTER_TRANS_COMPLETE_INT_RAW
TRANS_COMPLETE_INT_RAW

Stop condition has been detected interrupt raw status
TIME_OUT_INT_RAW

time out interrupt raw status

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data